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A Cost-constrained Active Capacitor for a
Single-Phase Inverter
Haoran Wang, Member, IEEE, Huai Wang, Senior Member, IEEE and Frede Blaabjerg, Fellow, IEEE
Abstract—The active capacitor concept based on power elec-
tronic circuits is proposed recently to excess the physical limit of
the passive capacitor. It retains the physical convenience of use
as a passive capacitor and has the potential to either increase
the power density or the lifetime depending on the applications.
However, the cost of the existing design by using ceramic or film
capacitors to achieve extreme performance increase a lot, which
must be taken into account in the design from the industry
aspect. This paper proposes a cost-constrained design of an
active capacitor used for DC-link applications. It is implemented
based on high current electrolytic capacitors instead of film
capacitors or ceramic capacitors. A model-based optimization
design procedure is discussed in terms of performance factors
of interest. A case study of a 5.5 kW single-phase inverter
demonstrates a 38% volume reduction of the DC-link with
the proposed active capacitor under specific constraints of cost,
volume, power loss, and lifetime. The outcomes move one step
further for the practical application of active capacitor concept.
I. INTRODUCTION
The most commonly used capacitive DC links are the DC-
link capacitors, such as electrolytic capacitors, film capacitors,
and ceramic capacitors [1]. Since the performance of the
passive capacitors are dependent on the conducting materials
and the insulation layer of dielectric materials, with more strin-
gent constraints brought by automotive, aerospace, and energy
industries, the design of DC links encounters challenges in
terms of power density, weight, reliability, and cost [1, 2].
Instead of using the conventional structure with two plates
and dielectric materials, power electronics switching circuits
based two-terminal active capacitors are proposed to exceed
the physical limitations of the passive DC-link capacitors [3–
7]. By taking advantage of the latest Si and Wide Bandgap
semiconductor devices and power electronic based solid-state
circuits, it is possible to achieve more than two times better
performance in lifetime and power density, which otherwise
can not be achieved by conventional methods [8–11]. Typ-
ically, there are two topologies to implement for the two-
terminal active capacitors as shown in Fig. 1, which are
current-fed topology implemented by DC-DC power convert-
ers [12–15] and voltage-fed topology implemented by a DC-
AC power converter with a series buffer capacitor [8, 9]. With
the internal signals based control methods, both topologies
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Fig. 1. Typical structures of active capacitors. (a) Current-fed active capacitor
structure and (b) Voltage-fed active capacitor structure.
having smaller energy storage elements can perform large
equivalent capacitance seen from the terminals. The difference
is that the auxiliary circuit of the voltage-fed topology handles
lower voltage and current stresses as well as less apparent
power compared with that in the current-fed topology, and
therefore it can achieve higher efficiency, higher power density,
and less cost for a specified lifetime in theory. The functional-
ity of the voltage-fed active capacitor has been demonstrated
in the DC link of various applications [4, 9]. Depending on
the types of buffer capacitors C1 used in the voltage-fed
topologies, existing demonstrations can be divided into two
types. The ceramic capacitor stack based voltage-fed active
capacitor is proposed for high efficiency and power density in
the Google Little Box competition [9–11, 16], and the film
capacitor based active capacitor is built for highly reliable PV
inverter in a proof of concept [4, 8]. However, from the real
industry point of view, the ceramic capacitor and film capacitor
versions are hardly to be used practically, due to:
1) Cost is a key factor which needs to be considered in
the design phase, where the film and ceramic capacitors are
expensive;
2) Film capacitors available on the market are bulky due to
the relative low energy density;
3) Energy storage requirement, besides the capacitance
demand, are rarely considered, nevertheless, it is relevant to
many applications.
0885-8993 (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2019.2958713, IEEE
Transactions on Power Electronics
2
The existing proof-of-concept design can achieve higher
power density or longer lifetime, however, the cost is always
much higher than the conventional capacitor bank. As part of
continuing efforts to overcome the above challenges, this study
focuses on addressing the cost issue of active capacitors under
additional constraints of lifetime, power loss, and volume.
In the existing voltage-fed active capacitor, film or ceramic
capacitors are used for the buffer capacitor C1, which con-
tributes to most volume and cost. From comparison among the
three typical capacitors in [1], it can be seen that electrolytic
capacitor can also be a capacitor candidate used for C1. It is
able to achieve the lowest cost and volume, but its reliability
need to have special concerns during the component sizing
procedure, as the electrolyte evaporation under the thermal
stress will affect the chemical reactions inside [17–19]. At
this time, some specific issues for the electrolytic capacitor
based active capacitor should be considered, such as: 1) Ripple
current limitation of the electrolytic capacitor; 2) Electrical,
power loss, thermal, and lifetime modeling to evaluate the
reliability performance; 3) Optimized design to minimize the
cost and volume, and the other physical configurations. Indeed,
electrolytic capacitors meet challenges from the reliability
aspect, but it relies on the applications and component sizing.
By reducing the thermal stress as well as the power loss of the
capacitor, or using the highly rated lifetime and high current
electrolytic capacitors, it is possible to achieve the lifetime
target, while the cost and volume are reduced.
In this study, a complete design procedure is proposed
for a DC-link active capacitor, which considers the multiple
design constraints of commercial products, especially the cost
constraint. It has the following features:
1) A design-oriented multi-objective design flowchart with
detailed component and circuit modeling is proposed. On
the premise of functionality, the encountered trade-offs and
parameter inter-dependence are highlighted and analyzed. The
solutions, which can achieve the lifetime, cost, volume, and
efficiency constraints are identified;
2) The high current electrolytic capacitors, which are always
excluded from the database due to the reliability challenge,
are for the first time incorporated as the candidates for the
buffer capacitors in voltage-fed topology to compete with the
film and ceramic capacitors. With a specified mission profile
and reliability design, it has the potential to fulfill the lifetime
target with less volume and cost;
3) A voltage-fed DC-link active capacitor for a 5.5 kW
single-phase inverter is demonstrated to verify the accuracy
of the proposed design with multiple design constraints, espe-
cially in respect to cost and volume.
The proposed design method with multiple constraints is
a general one, which can help the designers to build the
commercial DC-link active capacitor with multiple real design
constraints in a step by step manner. The rest of this paper is
organized as follows. In Section II, the implementation of the
passive and active capacitors are discussed and benchmarked;
The multi-objective design method considering lifetime, cost,
volume, and efficiency will be proposed in Section III. Based
on the optimized results, a hardware prototype with the exper-


















Fig. 2. System structure of a single-phase PV inverter with passive DC-link
capacitor.
TABLE I
SPECIFICATION OF A 5.5 KW SINGLE-PHASE INVERTER.
Item Value Unit
Power rating 5.5 kW
Grid voltage peak value (Vm) 220 V
Grid frequency (ω) 314 rad/s
DC-link voltage average value (VDC−link) 320 V
Maximum allowed voltage ripple Vpp 10 V
Maximum allowed current ripple ratio of inductor αiLf 20 %
design solution are presented in Section IV, and then followed
by the conclusions.
II. OVERVIEW OF THE SINGLE-PHASE PV INVERTER WITH
CAPACITIVE DC LINKS
This section discusses the possible implementations of the
capacitive DC link for a 5.5 kW single-phase inverter. The
conventional passive DC-link capacitor solution is analyzed
first, in terms of lifetime, cost, and volume. Aiming to shrink
the volume and keep the similar cost and lifetime level, the
active capacitors based on the current-fed and voltage-fed
topologies are studied and benchmarked.
A. Single-phase PV Inverter with Typical DC-link Capacitor
Bank
Fig. 2 shows the system structure of a 5.5 kW single-phase
PV inverter system. The specifications are shown in Table I.
DC-DC converter serves as the first stage for Maximum Power
Point Tracking (MPPT) and DC-AC single-phase inverter
feeds the power into a commercial electrical grid or a local,
off-grid electrical network [20, 21]. Due to the capacitive DC
link aims to limit the DC-link voltage ripple into Vpp, the
minimum capacitance used for passive capacitive DC link can











where IAB is the Root Mean Square (RMS) current of the
capacitive DC link, Vpp is the maximum allowed peak-to-peak
DC-link voltage, Vm and Im are the amplitude of AC voltage
and current, VDC−link is the average DC-link voltage, and ω is
the grid frequency. Based on the specifications shown in Table
I, the implementation of the capacitor bank can be obtained
as 5640 µF (470 µF/ 450 V*12) electrolytic capacitors, where
cost, volume, and lifetime are estimated as 60 USD, 0.8 L, and
more than 15 years (8 operating hours per day), respectively
[22]. With the development trend for the high power density,
the passive capacitor bank becomes the bottleneck of the whole
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100 % load 
(5500 W)
Ploss  = 70 W 
@98% efficiency
Ploss = 140 W 
@96% efficiency
Power loss constraint 15 W
Fig. 3. Relation between the efficiency of the auxiliary circuit and the power

















Fig. 4. Voltage-fed active capacitor topology studied in this paper.
system, meanwhile, a new capacitive DC link with smaller
size and similar lifetime and cost is expected. Along with this
trend, the new design constraints are pointed out and shown
in Table II, where the volume reduces to lower than 70 % of
the conventional capacitor bank and cost, lifetime, and power
loss are kept to the same level.
B. Preliminary Study of Active Capacitor Candidates
The candidates of active capacitor topology are the current-
fed and voltage-fed topologies. The distinction of these two
solutions is the way of auxiliary circuit connected to the DC
link.
1) Current-fed Active Capacitor Topology: Fig. 1(a)
presents the topology of the current-fed active capacitor. Due
to the auxiliary circuit is connected directly to the DC link,
it handles all the DC-link voltage VDC−link and RMS ripple
current IAB. The apparent power processed by the auxiliary
circuit is
Saux = VDC−linkIAB (2)
The power loss of the auxiliary is determined by the apparent
power handled and the efficiency of itself, which is different
from case to case. Based on the specifications shown in Table I,
the relationship between the efficiency of the auxiliary circuit
TABLE II
DESIGN CONSTRAINTS OF THE DC-LINK ACTIVE CAPACITOR FOR A 5.5
KW SINGLE-PHASE INVERTER.
Item Value Unit
Lifetime > 15 years
Cost < 60 USD
Volume < 0.5 L
Power loss < 15 W
and its power loss can be seen in Fig. 3. The power loss is
much higher than the 15 W constraint shown in Table II, with
the efficiency range from 94 % to 98 %. It means the current-
fed topology is hardly to achieve the power loss constraint.
2) Voltage-fed Active Capacitor Topology: Another capac-
itive DC-link candidate is the voltage-fed active capacitor
topology as shown in Fig. 4. A full-bridge converter is
connected in series with a capacitor C1. It handles only the
ripple voltage and ripple current of C1, implying a low VA
rating. Thus, it is possible to achieve lower cost, lower power
loss, and higher power density compared with the current-
fed topology. There is a trade-off between the lifetime, cost,
volume, and power loss. Detailed discussions regarding the
design optimization will be presented in the next section.
III. MULTI-OBJECTIVE DESIGN CONSIDERING LIFETIME,
COST, VOLUME AND EFFICIENCY
Based on the comparable study in above section, the
voltage-fed active capacitor is selected for a 5.5 kW single-
phase inverter to fulfill the requirements listed in Table II.
In this section, a multi-objective design procedure for the
voltage-fed topology is discussed step by step, in terms of
design input, design space, performance space, and design
results. The analytical equations derived are generic ones and
the presented numerical results in the figures are based on a
specific design case with the specifications shown in Table I.
A. Design Input
(a) System Specification
The specification of the active capacitor includes the oper-
ating conditions and mission profile. The operating conditions
such as the power rating and the DC-link voltage determine the
maximum stress of individual components, while the mission
profile such as the long-term loading conditions and ambient
temperature of the inverter system determine the thermal stress
of the active capacitor. These aspects affect the component
sizing in the design procedure as well as the performance
mapping.
(b) Design Constraints
The design constraints, including lifetime, volume, cost, and
efficiency, are depending on the applications. Based on the
analysis for a 5.5 kW single-phase PV applications in Section
II, the design targets for the optimization can be obtained in
terms of smaller size and similar cost. In the design procedure,
the lifetime is the first constraint need to be achieved besides
the functionality. Then, the performance boundaries and design
results to fulfill the other constraints can be obtained.
(c) Design Variables
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- C1: Electrolytic capacitor, Film capacitor, 
Ceramic capacitor
- C2: Electrolytic capacitor, Film capacitor, 
Ceramic capacitor






  - Power rating
  - DC-link voltage
  - Ripple current 
Output:
  - Minimum C1












  - Maximum vc1
  - Ripple current 
Output:
  - Minimum C2
  - Minimum vc2
(g). Size LC filter
Input: 
  - Ripple current
  - Maximum vc1
  - DC-link voltage of auxiliary circuit vc2
Output:
  - Filter inductor Lf
  - Filter capacitor C3











(i). C1 design 





(j). C2 design 





(l). LC filter design 








(m). PCB, analog and digital ICs design
(n). Identify lifetime > 15 years or junction temperature < maximum value Tj,max
(o). Identify and store local designs, which can achieve the lifetime constraint
All the possible 
solutions?
No
(p). Identify the design solutions, which can achieve all the design constraints
Yes
Fig. 5. Flowchart of the life-cycle multi-objective design procedure for the active capacitor.
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y = 255.52 x - 368.52 
y = 304.48 x – 419.92 




















NCC LXS Capacitance KEMET ALF40
Nichicon LGX Rubycon HFG
NCC 92F Linear (KEMET ALF40)
Linear (Nichicon LGX) Linear (Rubycon HFG)
Linear (NCC 92F)
 y = 321.95 x – 135.47
Fig. 6. Capacitor C1 sizing criteria based on current rating.
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(a) Maximum ripple voltage of C1.
(b) Power loss of the auxiliary circuit when the efficiency 
assumes to be 98 %.
Fig. 7. Capacitor C1 sizing criteria based on power loss limitation.
Design variables in the multi-objective optimization can
be divided into two groups. The first group is about the
components’ parameters of the active capacitor, including C1,
C2 and VC2 . By changing these capacitances and DC-link
voltage of the auxiliary circuit, the component waveforms as
well as the performance space of the buffer capacitor C1,





















NCC KZN 100 V NCC KZN 30 V
Linear (NCC KZN 100 V) Linear (NCC KZN 30 V)
 y = 458.82 x – 155.53
Fig. 8. Capacitor C2 sizing criteria based on current rating.
DC capacitor C2, switches, and AC filters will be updated,
accordingly. The other group is in respect to modulation in
terms of modulation strategies and switching frequency, which
affect the electro-thermal stress as well as the performance
space of the switches and AC filters. Considering the ranges
of design variables, the numbers of design results, which can
achieve the design constraints, can be found.
(d) Component Database
Component database has significant impact on the perfor-
mance of the active capacitor. Electrolytic, film and ceramic
capacitors are the candidates for C1 and C2 depending on
applications. For the same voltage and energy storage level,
electrolytic capacitors are cheaper and smaller than film and
ceramic capacitors in general. However, the reliability of
the electrolytic capacitor is a challenge, so that the lifetime
prediction need to be considered seriously in the design phase.
For the cost-constrained application in this study, different
electrolytic capacitor series in terms of rated lifetime, current
capability and power density are taken into account. By sizing
and evaluating C1 and C2 with different series capacitors, the
solutions, which can achieve all the performance constraints,
can be selected. In terms of the switches, MOSFET and GaN
with different voltage and current capabilities are included in
the database.
B. Design Space for the Active Capacitor
(e) Sizing Criteria of C1
C1 is the key component to buffer the ripple power, which
contributes to high percent of volume, weight, and cost.
Ideally, the deeper allowed discharge, the smaller capacitance
can be used. However, it can not be as small as possible, due
to the limitation of the voltage and current rating of capacitors.






where Imax,ripple is the maximum current flowing through
the active capacitor, ωripple is the angular frequency of the
ripple current, and Vrating,C1 is the maximum voltage allowed,
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Fig. 9. Simulation waveforms of the key components in an active capacitor.
which is determined by the voltage rating of capacitors with
a specified design margin (e.g, 1.5 or 2 times margin).
The current rating of typical electrolytic, film and ceramic
capacitors are proportional to the capacitance on the same
voltage level. For the film and ceramic capacitors, the cur-
rent capability are much better than electrolytic capacitors in
general [1]. Based on the data from Digikey, the current rating
of electrolytic capacitors are statistically and shown in Fig. 6
[22, 23]. The capacitance of the electrolytic capacitor is linear
with the current rating. The sizing criteria of C1 from the
current rating perspective can be obtained as
C1 ≥ k1,C1−IratingIrating,C1 + k2,C1−Irating (4)
where Irating,C1 is the current rating of C1, which is deter-
mined by the maximum ripple current Imax,ripple and design
margin. k1,C1−Irating and k2,C1−Irating are the coefficients from
curve fitting.
Power loss of the active capacitor constrains the component
sizing of C1, which depends on the implementation. It in-
cludes two parts: the power loss contributed by C1 and by
the auxiliary circuit. With different capacitance of C1, the
maximum ripple voltage of C1 as well as the voltage stress
of the auxiliary circuit will be different, which will affect
the power loss of the DC-link active capacitor. Assuming the
efficiency of the auxiliary full-bridge circuit can be 98 % and
the power loss of the auxiliary circuit is lower than 10 W, the
boundary of the C1 can be obtained as shown in Fig. 7. From
above analytical analysis, the range of C1 with corresponding
vC1 and vC2 can be obtained, which are the input of the C2
sizing.
(f) Sizing Criteria of C2
The sizing criteria of C2 for stability has been discussed
in [24]. To ensure the full-bridge auxiliary circuit operation
within the modulation index lower than one, the average DC










Due to C2 is a low-voltage component, the best choice is the
electrolytic capacitor from the cost point of view. The sizing
criteria from the current rating of electrolytic capacitor C2 can
be found as
C2 ≥ k1,C2−IratingIrating,C2 + k2,C2−Irating (6)
where Irating,C2 is the current rating of C2, which is deter-
mined by the maximum ripple current Imax,ripple and design
margin. k1,C2−Irating and k2,C2−Irating are the coefficients from
the curve fitting.
(g) Sizing Criteria of LC Filter
The inductance of Lf is determined by the current ripple
ratio. When vC2 is at its peak and the output voltage of the
auxiliary circuit is at zero volt, the maximum inductor current










where fsw is the switching frequency of the auxiliary circuit.
The ripple current of the inductor should be limited into the
maximum allowed ratio αiLf defined in specification as shown
in Table I. The sizing criteria of filter capacitor C3 depends on
the requirement of the system. The cut-off frequency of the LC
filter should be designed seriously considering the attenuation
at specified frequency if there is THD constraint. In this case
study, in order to reduce the complexity of the multi-objective
design, C3 is designed according to the cut-off frequency with






Based on the component sizing, the current and voltage
waveforms of individual component can be determined, which
are used to map the design space into the performance
space. The waveform synthesis is conducted in the time
and frequency domain. The waveforms are synthesized for
all nominal and worst-case operating points and represent
a fundamental prerequisite for the component design. One
waveform synthesis example based on the specification in
Table I is shown in Fig. 9.
C. Mapping of Design Space Into Performance Space
(i) Performance Space of C1
Power loss of C1 is estimated from Equivalent Series Resis-
tance (ESR) and ripple current flowing through the capacitor,




[ESRC1(C1, fi, Th,C1)× I2rms(fi)] (9)
where
ESRC1(C1, fi, Th,C1) = ESRC1,rated(C1)× αESRC1 (fi, Th,C1)
(10)
ESRC1,rated(C1) is the ESR at 100 Hz, which is a function of
capacitance. Dissipation factor tan δ of each kind of product
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NCC U92F Power (KEMET ALF 40)
Power (NCC LXS) Power (NCC U92F)


















Fig. 11. An example of relation between frequency fi, temperature Th,C1
and ESR ratio αESRC1 (fi, Th,C1 ).
has a constant value, which is defined as the ratio of the ESR
and capacitive reactance [25], as shown below
tan δ = ωCESR (11)
It can be seen that capacitance and ESR are reciprocal relation-
ships. Therefore, the mathematical model between capacitance
and ESRC1,rated at 100 Hz is written as
ESRC1,rated(C1) = k1,ESRC1C
−1
1 + k2,ESRC1 (12)
k1,ESRC1 and k2,ESRC1 represent the dielectric material and
packaging related coefficients, respectively, which can be
obtained by curve fitting as shown in Fig. 10. Due to ESR
is temperature and frequency dependent, the ESR ratio for
a specified frequency and temperature αESRC1 (fi, Th,C1) is
introduced as shown in (10). By measuring the ESR at a
range of frequencies and temperatures, αESRC1 (fi, Th,C1) can
be obtained, which is shown in Fig. 11. The testing equipments




























30 V 100 V
250 V 450 V
Power (30 V) Linear (100 V)
Power (250 V) Power (450 V)
Fig. 13. Relation between capacitance, voltage and surface area of electrolytic
capacitors.
Thermal stress is one of the critical stressors of capacitors,
resulting in the reduction of capacitance and the increase of
ESR due to wear out [26]. In electrolytic capacitors, the dom-
inant degradation mechanisms are electro-chemical reaction
in the oxide layer and the electrolyte vaporization [19]. The
current ripple and ambient temperature are the contributors to
the internal thermal stress of capacitor. Especially, the increase
of capacitor power loss causes a higher operating temperature
inside of capacitor. The hot-spot temperature of capacitor,
which is affected by the power loss and ambient temperature,
is derived as
Th = Ta +Rha × Ploss,C1 (13)
where Th is the hot-spot temperature, Ta is the ambient
temperature and Rha is the equivalent thermal resistance from
hot-spot to ambient. The hot-spot temperature Th can then
be estimated. Thermal resistance of the capacitor ignores the
heat dissipation from the pins and PCB. Therefore, only heat
convection and radiation transfer from surface are considered
for the capacitor. Thermal resistance from hot-spot to ambient
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Fig. 14. Relation between surface area and thermal resistance of electrolytic
capacitor.
is an inverse proportional function of surface area of the
capacitor [25]. Therefore, it can be written as
Rth = k1,RthA
−1 + k2,Rth (14)
where k1,Rth and k2,Rth are the coefficients of thermal resis-
tance model. The surface area is determined by the energy
storage, electric charge, voltage rating, and capacitance
A = k1,ACV
2 + k2,ACV + k3,AV + k4,A (15)
k1,A, k2,A, k3,A and k4,A are the coefficients of the surface
area model.
Lifetime prediction for capacitors can be done by the
model which predicts the lifetime of capacitors under different
operation conditions [27]. For electrolytic capacitor and film
capacitors, a simplified model from the above equation is
popularly applied given as:






The model corresponds to a specific case of first equation
when Ea = 0.94eV and T0 and T are substituted by 398K.
For electrolytic capacitors, the value of n typically varies from
3 to 5.
Volume and cost of electrolytic capacitor are linear with
the energy storage, which is Ecap = 12CV
2. Therefore, they
are linear with the capacitance for the same voltage rating.
The volume and cost models of several electrolytic capacitor
series are shown in Fig. 15 and Fig. 16, respectively, and the
mathematical model are given as
V olumeC1 = k1,C1−volC1 + k2,C1−vol (17)
CostC1 = k1,C1−costC1 + k2,C1−cost (18)
where the coefficients of k1,C1−vol and k1,C1−cost represent
the energy storage related volume and cost, and k2,C1−vol
and k2,C1−cost represent the package volume and cost, respec-
tively. All the coefficients can be extracted from curve fitting.
(j) Performance Space of C2
C2 is a low-voltage component, where a low-voltage elec-
trolytic capacitor is used. The performance spaces of C2 are
similar with that of C1, while the coefficients for each model
y = 0.1546x + 31.198
y = 0.0958x + 6.6387
y = 0.1088x + 6.2622
y = 0.1008x + 25.898



















KEMET ALF 40 NCC LXS
Nichicon LGX Rubycon HFG
NCC 92F Linear (KEMET ALF 40)
Linear (NCC LXS) Linear (Nichicon LGX)
Linear (Rubycon HFG) Linear (NCC 92F)
Fig. 15. Relation between capacitance and volume of electrolytic capacitor
C1.
y = 0.0115x + 3.3915
y = 0.0066x + 1.2624
y = 0.0127x + 0.7737
y = 0.019x - 0.9343






















KEMET ALF 40 NCC LXS
Nichicon LGX Rubycon HFG
NCC 92F Linear (KEMET ALF 40)
Linear (NCC LXS) Linear (Nichicon LGX)
Linear (Rubycon HFG) Linear (NCC 92F)
Fig. 16. Relation between capacitance and cost of electrolytic capacitor C1.
need to be updated. The ESR, volume and cost models of C2
are shown in Fig. 17, Fig. 18 and Fig. 19, respectively.
(k) Performance Space of Switches
The power losses of power semiconductor devices consist
of the conduction loss and switching loss. If it is assumed that
the current and voltage in a switching period is constant, the
conduction loss in a switching period of each power device is
PconT = Rds,on(|isw|, Tj)i2sw (19)
where PconT is the conduction loss of the active device, isw is
the current flowing through the device, and Tj is the junction
temperature of the device. Rds,on is the on-state resistance. On
the other hand, the switching loss in each power device can
be calculated as
PswT = fsw[Eon(|isw|, Tj, Vdc) + Eoff(|isw|, Tj, Vdc)] (20)
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TABLE III
LIFE-CYCLE MULTI-OBJECTIVE OPTIMIZATION RESULTS
C1 C2 Lf Switches Others Total Prototype
Cost (USD) 26.1 2.34 2.65 12 10 54 58
Volume (L) 0.3 0.02 0.009 0 0.1 0.454 0.49
























NCC KZN 100 V NCC KZN 30 V
Power (NCC KZN 100 V) Power (NCC KZN 30 V)
Fig. 17. Relation between capacitance and ESR of electrolytic capacitor C2.
y = 0.0134x + 1.2067





















NCC KZN 100 V NCC KZN 30 V
Linear 
(NCC KZN 100 V)
Linear 
(NCC KZN 30 V)
Fig. 18. Relation between capacitance and volume of electrolytic capacitor
C2.
PswT is the switching loss. Eon and Eoff are the turn on and
turn off energy dissipated by the device, respectively.
The lifetime of the power switches is determined by the
junction temperature. In this design, the estimated junction
temperature should be limited to the maximum junction
temperature to achieve certain lifetime target. Assuming the
maximum temperature rise is ∆Tj,max, the maximum thermal
resistance from junction to ambient can be obtained as




where Rjc is the thermal resistance from junction to case,
which can be obtained from the datasheet. Rca is the thermal
y = 0.0014x + 0.1608




















NCC KZN 100 V NCC KZN 30 V
Linear 
(NCC KZN 100 V)
Linear 
(NCC KZN 30 V)
Fig. 19. Relation between capacitance and cost of electrolytic capacitor C2.
y = -7.3784x + 434.79























Linear (ATS-P2-1) Linear (ATS-P2-2)
Fig. 20. Relation between thermal resistance and volume of heatsink.
resistance from case to ambient (heat dissipation through the
air or heat sink). Practically, the volume of the heatsink is
linear with the thermal resistance. With larger volume and
larger surface area to dissipate the heat, the thermal resistance
is smaller, but cost will be higher. The volume and cost model
for heat sink can be written in following equations and shown
in Fig. 20 and Fig. 21, respectively.
V olumeheatsink = k1,hs−volRheatsink + k2,hs−vol (22)
Costheatsink = k1,hs−costRheatsink + k2,hs−cost(23)
where k1,hs−vol and k1,hs−cost represent the volume and cost
coefficients related to thermal resistance, and k2,hs−vol and
k2,hs−cost represent the package volume and cost, respectively.
Rheatsink is the thermal resistance of the heat sink.
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y = - 0.222x + 17.788






















Linear (ATS-P2-1) Linear (ATS-P2-2)
Fig. 21. Relation between thermal resistance and cost of heatsink.








































Power loss < 10 W
Power loss < 20 W
Can not reach target
Film 
capacitor
Fig. 22. Multi-objective optimization results based on different capacitor
series.
(l) LC Filter Design
Inductor loss includes the core loss and winding loss, where
the power loss model and data from Coilcraft are used [28].
The filter capacitor implemented is a small ceramic capacitor,
whose loss, volume, and cost are not included. Compared with
the electrolytic capacitor and power switches, the wear out
failure rate of inductor and ceramic capacitor are much lower.
Therefore, the lifetime estimation for the LC filter is ignored
in this optimization.
(m) PCB, Analog and Digital ICs Design
Beside the power stage, the auxiliary circuits and compo-
nents for control and power supply also need to be taken into
account for cost and volume. For simplicity, PCB losses (such
as dielectric and conduction losses) are neglected. The losses
of the auxiliary circuits include the gate driver loss and power
consumption of the control electronics, which is assumed to
be constant 3 W.
D. Design Results
Following the design procedure discussed above, the perfor-
mance space of all the possible choices can be obtained. The








































(c) Power loss comparison.
C1 C2 Lf Switches Others

















C1 C2 Lf Switches Others
Fig. 23. Comparison between the estimated performance and the prototype.
II will be selected. The lowest cost solutions with different
capacitor manufacturers are shown in Fig. 22. It can be seen
that the solutions with film capacitor has higher volume, cost,
and power loss, compared with the active capacitor solution
implemented with electrolytic capacitors using this design
specification. The solution with Nippon Chemi-Con (NCC)
LHS and NCC LXS electrolytic capacitor are the possible
choices to achieve the lifetime target and all the design
constraints in terms of cost, volume and power loss. The detail
implementation of the NCC LXS solution will be discussed
in Section IV.
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TABLE IV
COMPONENT LIST OF THE PROTOTYPE.
Component Part no. Quantity Unite price
Buffer capacitor C1
Electrolytic capacitor 470 uF/ 450 V *6
ELXS451VSN471MA40S 6 4.3
Gate Driver for eGaN FETs LM5113 2 2.8
GaN half-bridge EPC2102/ 60 V/ 30 A 2 5.5
DC capacitor C2
Electrolytic capacitor 2200 uF/ 35 V*3
EKZH350ELL222ML25S 3 0.7
Filter inductor 15 uH/ SER2918H-153KL 1 3.4
PWM isolator SI8620EC-B-IS 2 1.6
Analog ICs AD8615AUJZ-REEL7 4 1









Filter and auxiliary circuit
























Fig. 25. Virtual prototype of the half-bridge power stage for the active
capacitor.
IV. HARDWARE REALIZATION AND EXPERIMENTAL
RESULTS
To verify the optimization results, an active capacitor proto-
type is build for 5.5 kW single-phase system. The component
list is shown in Table. IV. C1 is implemented by a 2800 µF
capacitor bank, where NCC LXS 5000 hours/105 degree/ 470
uF/ 450 V high current capability electrolytic capacitor is used.
Compared with the typical passive DC-link solution, 50 %
capacitance reduction can be achieved. For the 5.5 kW single-
phase system with DC-link voltage ranging from 320 V to




=12.14 A. The maximum ripple voltage
of C1 as well as the DC voltage of C2 is 9.77 V. The capacitor


















Fig. 27. Hardware prototype of the auxiliary circuit board of the active
capacitor.
resistance from hot-spot to ambient is 14 K/W and from case to
ambient is 10 K/W. Following the lifetime prediction method
discussed in Section III, the lifetime can be estimated as
18 years (8 operating hours per day). Due to enough space
around C2 as shown in Fig.24, C2 is implemented by a 6600
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Fig. 28. Hardware prototype comparison between the passive capacitor bank
and the active capacitor for 5.5 kW single-phase inverter system.
µF low-voltage capacitor bank (2200 µF*3) with the same
dimension and higher height products from NCC KZH series.
The capacitance is mainly limited by the current stress which
is 5.5 A. Due to the modulation index is defined lower than 0.8,
VC2,DC need to be higher than 12.2 V, which is selected as 15
V in this case. The power switches used in this design is 60 V
GaN device from EPC 2102, where it can also be a MOSFET
to reduce the cost. If the temperature rise limitation is 60
degree, a heatsink is not necessary. The benchmark between
the estimated performance and the prototype are shown in Fig.
23. The physical performance of the prototype are compatible
with the model based design in theory.
The virtual prototype is shown in Fig. 24. It contains of
three parts: capacitor bank, half-bridge module and filter, and
auxiliary circuit. Due to the capacitors are close to each other,
the heat will transfer among them in the bank. In order
to decouple the thermal coupling, the distance among the
individual capacitors is 10 mm. The layout of the half-bridge
module need to take special design. The gate drive loop and
DC link loop is minimized for lower loop inductance as shown
in Fig. 25. The current from DC positive to DC negative flows
through the first and second layer of the PCB board, so the
power loop is only the area between two PCB layers. In order
to reduce the drive loop area, the drive IC is located next to the
GaN device. The hardware prototype is shown in Fig. 26. The
size is the same with the virtual prototype, where the volume
is 0.5 L, which is on the same level with the optimization
results and achieves the design constraints. The PCB board
of the auxiliary circuit is shown in Fig. 27. On the top side
of the PCB board, the circuit are separated into four area, in
terms of controller, analog circuit for sampling, isolation for
gate driver, and half-bridge power module. The bottom side is
soldered with higher components, such as DC capacitors and
filter inductor. Therefore, the space can be fully utilized. A
comparison between the conventional passive capacitor bank
and the designed active capacitor with the same cost are shown
in Fig. 28, where 38 % volume reduction can be achieved by
the active capacitor, compared with the conventional capacitor
bank.
To verify the functionality and performance of the optimized
active capacitor, the prototype is tested in the lab and con-
nected to an equivalent single-phase system. The rated RMS
current of the DC-link capacitor is 12 A, while the DC-link
voltage ripple from peak to peak should be limited to 10 V. The
testing condition ranges from 2 A to 12 A, and the electrical
performance under different loading conditions are shown in
Fig. 29. It can be seen that when the load current increases
from 2 to 12 A, the DC-link voltage ripple raises from 1.8 V to
6 V, which can achieve the design target. The DC-link ripple
of C2 increases a little, but has no impact on the stability of the
active capacitor, due to the large capacitance is implemented.
The thermal stresses of the power stage are shown in Fig.
30 in order to verify the reliability performance. During the
testing, the ambient temperature in the lab is 30 degree. When
the applied load changes from 2 A to 12 A, the maximum
temperature will increase from 33 degrees to 94 degrees, which
thereby is limited to 100 degrees. The maximum temperature
rise is 64 degrees, which is at the same level as the calcula-
tions. The thermal stress of the buffer capacitor C1 is shown
in Fig. 31. The case temperature rises 7 degrees, which almost
matches with the mathematical model, where the tested power
loss is 0.6 W and the thermal resistance is 10 K/W.
In order to verify that the optimized solution can achieve
better performance than other designs, the prototype with
two different implementations is tested. As a case study, the
performance under 100 kHz and 200 kHz switching frequency
is benchmarked. Fig. 32 shows the power loss of these two
cases. It can be seen that the 200 kHz case contribute to
higher power loss. A comparison of the efficiency curve of
the full-bridge auxiliary circuit with filters in two cases are
shown in Fig. 33. The auxiliary circuit with 100 kHz switching
frequency can achieve a higher efficiency. The temperature rise
is also tested from the prototype, where the results are recorded
in Fig. 34. The results are compatible with the trend of the
power loss. From above benchmarking, it can be seen that the
optimized prototype can achieve better performance by using
100 kHz switching frequency.
V. CONCLUSIONS
In this paper, a new design approach towards high perfor-
mance active capacitor with lifetime, cost, volume, and power
loss constraints is presented. The DC-link active capacitor
is designed for a 5.5 kW single-phase system to limit the
voltage ripple in full loading conditions. Different from the
existing design with film and ceramic capacitors as the buffer
capacitor, electrolytic capacitors are incorporated to minimize
the life-cycle cost. Considering the electro-thermal modeling
and lifetime estimation, the optimized solution can achieve
the comparable lifetime, cost, and power loss with the con-
ventional passive capacitor bank, but with a significant volume
reduction. A prototype is realized in the lab to verify the multi-
objective optimization. From the testing results, the following
conclusions can be drawn:
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Terminal voltage ripple (2.5 V/ div)
Terminal current (10 A/ div)
Sensed Vc2 voltage  (1 V/ div)
Time: 20 ms/ div
VAcap,ripple = 1.8 V
IAcap = 2.07 A
Terminal voltage ripple (2.5 V/ div)
Terminal current (10 A/ div)
Sensed Vc2 voltage  (1 V/ div)
Time: 20 ms/ div
VAcap,ripple = 2.4 V
IAcap = 4.05 A
Terminal voltage ripple (2.5 V/ div)
Terminal current (10 A/ div)
Sensed Vc2 voltage  (1 V/ div)
Time: 20 ms/ div
VAcap,ripple = 3.6 V
IAcap = 6.16 A
Terminal voltage ripple (2.5 V/ div)
Terminal current (10 A/ div)
Sensed Vc2 voltage  (1 V/ div)
Time: 20 ms/ div
VAcap,ripple = 5 V
IAcap = 7.96 A
Terminal voltage ripple (2.5 V/ div)
Terminal current (10 A/ div)
Sensed Vc2 voltage  (1 V/ div)
Time: 20 ms/ div
VAcap,ripple = 5.6 V
IAcap = 10.1 A
Terminal voltage ripple (2.5 V/ div)
Terminal current (10 A/ div)
Sensed Vc2 voltage  (1 V/ div)
Time: 20 ms/ div
VAcap,ripple = 6 V
IAcap = 12 A
(a) Key waveforms of the active capacitor with 2 A capacitor current. (b) Key waveforms of the active capacitor with 4 A capacitor current.
(c) Key waveforms of the active capacitor with 6 A capacitor current. (d) Key waveforms of the active capacitor with 8 A capacitor current.
(e) Key waveforms of the active capacitor with 10 A capacitor current. (f) Key waveforms of the active capacitor with 12 A capacitor current.
Fig. 29. Electrical waveforms of the active capacitor for 5.5 kW single-phase inverter system.
• With the proposed multi-objective optimization method,
the lifetime of the active capacitor can be designed for
15 years by using electrolytic capacitors.
• The cost of the optimized design can be lower than 60
USD, which is the same level as the conventional passive
capacitor bank solution.
• The volume of the active capacitor can be significantly
reduced, which is only 62.5 % of the conventional solu-
tion.
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Fig. 34. Thermal stress of the half-bridge power switches of active capacitor
with 100 and 200 kHz switching frequency at different loading conditions.
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